|
|
|
|
|
|
 |
Helion offers professional design services for developing your product, with a focus on the security aspects, or the entire product. Helion can advise on the best way to approach this, and can take care of design and implementation of the system or any sub-system. (Read More) |
Data Security IP Cores:
|
|
|
|
|
|
|
|
|
Encryption cores |
|
|
|
|
• AES (Rijndael) cores |
|
|
| The well known industry standard data encryption technology, as specified in many modern security standards. Offered in a range of performance levels and available as fully optimised ASIC and FPGA versions, these are the smallest and fastest hardware AES solutions available anywhere. (Read More) |
|
|
• DES & Triple-DES cores |
|
|
| Proven data encryption technology brought right up to date in performance terms, and available in ASIC and FPGA optimised versions, Triple-DES in particular is a very widely used encryption algorithm in many secure data applications. (Read More) |
|
• ARC4 core
|
|
|
| Fully compatible with the RC4 algorithm from RSA Labs, this high performance stream cipher solution is ideal for use in SSL or legacy 802.11 WLAN applications, or where specified for use in other security protocols. (Read More) |
|
|
Combined Encryption and Authentication cores |
|
|
|
|
|
• AES-CCM cores |
|
|
| AES-CCM is an authenticated encryption algorithm designed to provide both authentication and privacy. Used in many recent standards such as 802.11, 802.15 and 802.16 wireless, plus the IEEE 1619.1 standard for tape storage, it is a very compelling choice for many applications. (Read More) |
|
|
• AES-GCM cores |
|
|
| AES-GCM is an authenticated encryption algorithm designed to provide both authentication and privacy, and is capable of supporting very high data rates. Used in many recent standards such as IEEE 802.1AE (MACsec), plus the IEEE 1619.1 standard for tape storage, it is a very powerful choice for many applications. (Read More) |
|
|
• AES-OCB cores |
|
|
| AES-OCB is an authenticated encryption algorithm designed to provide both authentication and privacy. It has reduced processing requirements when compared to the alternatives such as CCM and GCM, and offers higher throughput capabilities than CCM. (Read More) |
|
|
Authentication & Hashing cores |
|
|
|
|
|
• SHA-1 |
|
|
| The NIST approved 32-bit secure hashing algorithm with 160-bit digest originally specified in FIPS 180-1. (Read More) |
|
|
• SHA-2 family (SHA-224, SHA-256, SHA-384, SHA-512) |
|
|
| The latest family of NIST approved 32-bit and 64-bit secure hashing algorithms specified in FIPS 180-3 providing digest lengths up to 512 bits. (Read More) |
|
|
• MD5 |
|
|
| The original industry-standard secure hashing algorithm with 128-bit digest specified in RFC 1321. (Read More) |
|
|
• AES based authentication (XCBC, CMAC) cores |
|
|
| Based on AES encryption, these authentication modes offer a modern alternative to more traditional hashing functions. (Read More) |
|
|
Security Applications |
|
|
|
|
|
• Wired solutions; IPsec, SSL, MACsec, Optical |
|
|
|
A suite of dedicated security acceleration solutions aimed at various wired applications. These include support for IPsec network security; Secure Socket Layer (SSL); MACsec (802.1AE); and security for optical-type line rates such as OC192. (Read More)
|
|
|
• Wireless solutions; 802.11, 802.15, 802.16 |
|
|
| A range of powerful and product proven security acceleration solutions covering all the requirements of recent wireless standards, such as 802.11, 802.15 and 802.16. (Read More) |
|
|
• 3GPP Mobile Communication security solutions |
|
|
| Highly efficient implementations of the KASUMI, SNOW3G and AES algorithms, defined to provide data security within the 3GPP specifications. (Read More) |
|
|
• Storage solutions; AES-XTS (XEX), AES-CCM, AES-GCM |
|
|
| Support for the latest IEEE 1619 security standards covering data-at-rest, when it is stored on either disk or tape. (Read More) |
|
|
• DVB & ETSI MPEG Scrambling Algorithms |
|
|
| Highly efficient implementations of the DVB and ETSI specified scrambling algorithms, used to provide content protection and conditional access support for MPEG video streams. (Read More) |
|
|
• D-Cinema solutions; AES-CBC, AES-CTR, HMAC-SHA-1, RSA-2048, SHA-256, TLS |
|
|
| A range of powerful and product proven security acceleration solutions covering all the requirements of the DCI Digital Cinema System Specification v1.0. (Read More) |
|
|
AES Key Wrap cores |
|
|
|
|
|
• AES Key Wrap solutions |
|
|
| Compliant with the AESKW algorithm proposed in ANS X9.102 and are available as separate Key Wrap and Key Unwrap cores to provide maximum flexibility and optimal resource usage. Both cores can support all three AES key sizes (128, 192 and 256 bits), and are available in two performance variants ("Tiny" and "Standard") which can be chosen according to what wrap or unwrap latency your application requires. (Read More) |
|
|
Asymmetric Ciphers |
|
|
|
|
|
• RSA and Diffie-Hellman (Mod Exp) cores |
|
|
| These represent the protocols based on Modular Exponentiation, the classic algorithm at the heart of many public key cryptography schemes. Helion offer multiple application optimised versions with leading edge performance for situations where hardware acceleration is desirable, such as in SSL servers and VPN appliances (Read More) |
|
|
Random Number Generation cores |
|
|
|
|
|
• Pseudorandom Number Generator (PRNG) |
|
|
| A suite of PRNG cores is available from Helion based on the well known X9.17 and X9.31 ANSI standards. These can be supplied in versions based on either AES or Triple-DES and allow high rate pseudo random numbers to be generated on demand. These high performance PRNG cores are available in versions for use in ASIC as well as Actel, Altera and Xilinx FPGA, and in common with all Helion IP cores they have been designed with each technology firmly in mind to yield the very best and most efficient results. (Read More) |
|
|
Data Compression |
|
|
|
|
|
• LZRW3 Data Compression Core |
|
|
| A very high performance implementation in hardware for the LZRW3 lossless compression algorithm. A choice of separate compression and expansion engines, or a combined compressor / decompressor is available, each capable of processing at gigabit rates in typical ASIC or FPGA targets. (Read More) |
|
