RTL simulation, post-synthesis simulation and timing simulation. Aldec provides advanced simulation tools to perform complete functional and timing verification of FPGA designs. Code coverage and code linting tools will assess the quality and completeness of your verification process.