Aldec and it's partners provide reusable design IP cores and verification IP that has been validated with
Aldec's Active-HDL and Riviera-PRO mixed-language simulators. These robust IP collections and model
libraries help facilitate System Level Design and verification, shortening the time it takes to bring your
product to market